Semiconductor device and manufacturing method thereof

ABSTRACT

A semiconductor device includes a substrate, a first insulating structure, a second insulating structure, at least one first active semiconductor fin, and at least one second active semiconductor fin. The first insulating structure and the second insulating structure are disposed on the substrate. The first active semiconductor fin is disposed on the substrate and has a protruding portion protruding from the first insulating structure. The second active semiconductor fin is disposed on the substrate and has a protruding portion protruding from the second insulating structure. The protruding portion of the first active semiconductor fin and the protruding portion of the second active semiconductor fin have different heights.

PRIORITY CLAIM AND CROSS-REFERENCE

This application claims priority to U.S. Provisional Application Ser. No. 62/214,759, filed Sep. 4, 2015, which is herein incorporated by reference.

BACKGROUND

Semiconductor integrated circuit (IC) industry has experienced exponential growth. Technological advances in IC materials and design have produced generations of ICs where each generation has smaller and more complex circuits than the previous generation. In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometry size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs.

Such scaling down has also increased the complexity of processing and manufacturing ICs and, for these advances to be realized, similar developments in IC processing and manufacturing are needed. For example, a three dimensional transistor, such as a fin-like field-effect transistor (FinFET), has been introduced to replace a planar transistor. The fin transistor has a channel (referred to as a fin channel) associated with a top surface and opposite sidewalls. The fin channel has a total channel width defined by the top surface and the opposite sidewalls.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A to 1H are cross-sectional views of a method for manufacturing a semiconductor device at various stages in accordance with some embodiments of the present disclosure.

FIG. 2A is an enlarged view of area A in FIG. 1G.

FIG. 2B is an enlarged view of area B in FIG. 1G.

FIG. 3 is a cross-sectional view of a semiconductor device in accordance with some embodiments of the present disclosure.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Examples of devices that can be improved from one or more embodiments of the present application are semiconductor devices. Such a device, for example, is a FinFET device. The FinFET device, for example, may be a complementary metal-oxide-semiconductor (CMOS) device including at least one P-type metal-oxide-semiconductor (PMOS) FinFET device and at least one N-type metal-oxide-semiconductor (NMOS) FinFET device. The following disclosure will continue with a FinFET example to illustrate various embodiments of the present application. It is understood, however, that the application should not be limited to a particular type of device.

FIGS. 1A to 1H are cross-sectional views of a method for manufacturing a semiconductor device at various stages in accordance with some embodiments of the present disclosure. Reference is made to FIG. 1A. A substrate 110 is provided. The substrate 110 has at least one first region 102 and at least one second region 104. For example, in FIG. 1A, the substrate 110 has one first region 102 and one second region 104 adjacent to the first region 102. In some embodiments, the first region 102 and the second region 104 are different regions selected from the group consisting essentially of a logic core region, a memory region (such as an embedded static random access memory (SRAM) region), an analog region, an input/output (also referred to as a peripheral) region, a dummy region (for forming dummy patterns), and the like. In some embodiments, the first region 102 is an n-type FinFET region, while the second region 104 is a p-type FinFET region, or vise versa. In alternative embodiments, the first region 102 is a logic core region, while the second region 104 is an IO region, or vise versa.

In some embodiments, the substrate 110 includes silicon. Alternatively, the substrate 110 may include germanium, silicon germanium, gallium arsenide or other appropriate semiconductor materials. Also alternatively, the substrate 110 may include an epitaxial layer. For example, the substrate 110 may have an epitaxial layer overlying a bulk semiconductor. Further, the substrate 110 may be strained for performance enhancement. For example, the epitaxial layer may include a semiconductor material different from that of the bulk semiconductor, such as a layer of silicon germanium overlying bulk silicon or a layer of silicon overlying bulk silicon germanium. Such strained substrate may be formed by selective epitaxial growth (SEG). Furthermore, the substrate 110 may include a semiconductor-on-insulator (SOI) structure. Also alternatively, the substrate 110 may include a buried dielectric layer, such as a buried oxide (BOX) layer, such as that formed by separation by implantation of oxygen (SIMOX) technology, wafer bonding, SEG, or other appropriate method.

A plurality of semiconductor fins are formed on the substrate 110. In greater detail, the semiconductor fins includes at least one first active semiconductor fin 112 and at least one second active semiconductor fin 114. For example, in FIG. 1A, there are four of the first active semiconductor fins 112 and four of the second active semiconductor fins 114. The first active semiconductor fins 112 are formed on the first region 102 of the substrate 110, and the second active semiconductor fins 114 are formed on the second region 104 of the substrate 110. In some embodiments, the first active semiconductor fins 112 and the second active semiconductor fins 114 include silicon. It is note that the numbers of the first active semiconductor fins 112 and the second active semiconductor fins 114 in FIG. 1A are illustrative, and should not limit the claimed scope of the present disclosure. A person having ordinary skill in the art may select suitable numbers for the first active semiconductor fins 112 and the second active semiconductor fins 114 according to actual situations.

The first active semiconductor fins 112 and the second active semiconductor fins 114 may be formed, for example, by patterning and etching the substrate 110 using photolithography techniques. In some embodiments, a layer of photoresist material (not shown) is deposited over the substrate 110. The layer of photoresist material is irradiated (exposed) in accordance with a desired pattern (the first active semiconductor fins 112 and the second active semiconductor fins 114 in this case) and developed to remove a portion of the photoresist material. The remaining photoresist material protects the underlying material from subsequent processing steps, such as etching. It should be noted that other masks, such as an oxide or silicon nitride mask, may also be used in the etching process.

In some embodiments, at least one dummy semiconductor fin 116 is formed on the substrate 110. For example, in FIG. 1A, there are ten dummy semiconductor fins 116. The dummy semiconductor fins 116 can be disposed in the first region 102 and/or the second region 104 of the substrate 110, and can be disposed between the first active semiconductor fins 112 and the second active semiconductor fins 114. The dummy semiconductor fins 116 have no functionality in the semiconductor device but make the device processes more uniform, more reproducible, and more manufacturable. The first active semiconductor fins 112 and the second semiconductor fins 114 have functionality in the semiconductor device.

The dummy semiconductor fins 116 can be formed with the first active semiconductor fins 112 and the second active semiconductor fins 114. In greater detail, a plurality of semiconductor fins with substantially equal spaced and substantially the same height are formed on the substrate 110 in advanced. Additional lithography and etch operations are performed to remove (or cut) some of the fins, referred to as the dummy semiconductor fins 116. The lithography and etch operation can be performed once or multiple times. The uncut semiconductor fins are referred to as the first active semiconductor fins 112 and the second active semiconductor fins 114. That is, the heights H1 of the first active semiconductor fins 112 and the second active semiconductor fins H2 114 are greater than the heights H3 of the dummy semiconductor fins 116. This operation can prevent different fin line profile including both critical dimensions and sidewall profile angle. However, in some other embodiments, the dummy semiconductor fins 116 can be omitted. In some embodiments, the heights H1 and/or the heights H2 are about 100 nm to about 150 nm, and the claimed scope is not limited in this respect.

Reference is made to FIG. 1B. Dielectric material 120 is disposed on the substrate 110 and covers the first active semiconductor fins 112, the second active semiconductor fins 114, and the dummy semiconductor fins 116. In some embodiments, the dielectric material 120 includes oxide and/or other dielectric materials. Optionally, a liner oxide (not shown) may be formed in advance. In some embodiments, the liner oxide may be a thermal oxide. In some other embodiments, the liner oxide may be formed using in-situ steam generation (ISSG). In yet some other embodiments, the liner oxide may be formed using selective area chemical vapor deposition (SACVD) or other commonly used CVD methods. The formation of the liner oxide reduces the electrical fields and hence improves the performance of the resulting semiconductor device.

Reference is made to FIG. 1C. A chemical mechanical polish (CMP) is performed to level the top surface of the dielectric material 120 to the top surface of the semiconductor fins (i.e., the first active semiconductor fins 112 and the second active semiconductor fins 114) to form a dielectric layer 120′. In other words, the dielectric material 120′ covers the dummy semiconductor fins 116.

A protection layer 130 is formed on the dielectric material 120′ and covers the first active semiconductor fins 112 and the second active semiconductor fins 114. The protection layer 130 allows implantation therethrough while preventing damage of the underlying structure (i.e., the first active semiconductor fins 112, the second active semiconductor fins 114, and the dielectric material 120′). Examples of a suitable protection layer 130 may be an oxide layer or include a SiO₂ or SiN layer deposited by a CVD process, e.g., MOCVD, or an Al₂O₃ layer or a nanolaminate layer, including a material such as HfO₂ and/or HfAlO, deposited by ALD.

Reference is made to FIG. 1D. A patterned mask layer 140 is formed on the protection layer 130 and the second region 104 of the substrate 110. The patterned mask layer 140 can be a resist layer, which is also referred to as a photoresist layer, photosensitive layer, imaging layer, patterning layer, or radiation sensitive layer. The patterned mask layer 140 includes a positive-type resist material, a negative-type resist material, other type material, or combinations thereof. The patterned mask layer 140 is formed on the protection layer 130 by a lithography process. The lithography process includes resist coating (for example, spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the resist, rinsing, drying (for example, hard baking), other suitable processes, or combinations thereof. Alternatively, the lithography process is implemented or replaced by other methods, such as maskless lithography, electron-beam writing, or ion-beam writing. In yet another alternative, the lithography process implements nanoimprint technology to pattern the mask layer. In some embodiments, the lithography process implements an etching process, such as a dry etching, wet etching, other etching method, or combinations thereof. A rinsing process, such as a de-ionized (DI) water rinse, may be performed on the protection layer 130 before forming the patterned mask layer 140.

The patterned mask layer 140 includes an opening 142 that exposes a portion of the protection layer 130 located on the first region 102 of the substrate 110. In FIG. 1D, an ion implantation process (or doping process) 210 is performed on the dielectric layer 120′ using the patterned mask layer 140 as a mask. In FIG. 1D, the ion implantation process 210 forms at least one first insulating structure 150 in the dielectric layer 120′. The ion implantation process 210 implants p-type dopants (such as boron (B), indium (In), aluminum (Al), gallium (Ga), IIIA group elements, or combinations thereof). In some embodiments, the first insulating structure 150 is an electrically isolation between semiconductor fins of a semiconductor device, such as a transistor. The ion implantation process 210 is performed at a suitable energy and dosage to achieve desired characteristics of the semiconductor device. In some embodiments, the implant dosage of the ion implantation process 210 is about 8×10¹² ions/cm² to about 2×10¹⁴ ions/cm², and the energy of the ion implantation process 210 is about 20 keV to about 120 keV, and the claimed scope is not limited in the respect.

Reference is made to FIG. 1E. The patterned mask layer 140 (see FIG. 1D) is removed. In some embodiments, the patterned mask layer 140 is removed by performing a wet etching process. In some embodiments, wet etch solution for the wet etching process includes a Caros solution, including sulfuric acid (H₂SO₄) and peroxide (H₂O₂). Alternatively, the patterned mask layer 140 is removed by a chemical solution selected from O₃ water, sulfuric acid (H₂SO₄) and ozone (O₃), H₂SO₄ and H₂O₂, N-methyl-2-pyrrolidine (NMP), cyclohexanol, cyclopentanol, propylene glycol monomethyl ether (PGME), and Propylene glycol monomethyl ether acetate (PGMEA). In some other embodiment, the patterned mask layer 140 is removed by a chemical solution selected from oxidant based solution. In some embodiments, a cleaning process is performed to clean organic residue or other residues after the removal of the patterned mask layer 140. The cleaning material is capable of removing the organic residue. The cleaning material may include solvent, surfactant or polymer ingredient.

Another patterned mask layer 145 is formed on the protection layer 130 and the first region 102 of the substrate 110. The patterned mask layer 145 can be a resist layer, which is also referred to as a photoresist layer, photosensitive layer, imaging layer, patterning layer, or radiation sensitive layer. The patterned mask layer 145 includes a positive-type resist material, a negative-type resist material, other type material, or combinations thereof. The patterned mask layer 145 is formed on the protection layer 130 by a lithography process. The lithography process includes resist coating (for example, spin-on coating), soft baking, mask aligning, exposure, post-exposure baking, developing the resist, rinsing, drying (for example, hard baking), other suitable processes, or combinations thereof. Alternatively, the lithography process is implemented or replaced by other methods, such as maskless lithography, electron-beam writing, or ion-beam writing. In yet another alternative, the lithography process implements nanoimprint technology to pattern the mask layer. In some embodiments, the lithography process implements an etching process, such as a dry etching, wet etching, other etching method, or combinations thereof. A rinsing process, such as a de-ionized (DI) water rinse, may be performed on the protection layer 130 before forming the patterned mask layer 145.

The patterned mask layer 145 includes an opening 147 that exposes a portion of the protection layer 130 located on the second region 104 of the substrate 110. In FIG. 1E, another ion implantation process (or doping process) 215 is performed on the dielectric layer 120′ using the patterned mask layer 145 as a mask. In FIG. 1E, the ion implantation process 215 forms at least one second insulating structure 155 in the dielectric layer 120′. The ion implantation process 215 implants n-type dopants (such as nitrogen (N), phosphor (P), arsenic (As), antimony (Sb), VA group elements, or combinations thereof). In some embodiments, the second insulating structure 155 is an electrically isolation between semiconductor fins of a semiconductor device, such as a transistor. The ion implantation process 215 is performed at a suitable energy and dosage to achieve desired characteristics of the semiconductor device. In some embodiments, the implant dosage of the ion implantation process 215 is about 8×10¹² ions/cm² to about 3×10¹⁴ ions/cm², and the energy of the ion implantation process 215 is about 20 keV to about 250 keV, and the claimed scope is not limited in the respect.

Reference is made to FIG. 1F. The patterned mask layer 145 (see FIG. 1E) and the protection layer 130 (see FIG. 1E) are removed. In some embodiments, the patterned mask layer 145 is removed by performing a wet etching process. In some embodiments, wet etch solution for the wet etching process includes a Caros solution, including sulfuric acid (H₂SO₄) and peroxide (H₂O₂). Alternatively, the patterned mask layer 140 is removed by a chemical solution selected from O₃ water, sulfuric acid (H₂SO₄) and ozone (O₃), H₂SO₄ and H₂O₂, N-methyl-2-pyrrolidine (NMP), cyclohexanol, cyclopentanol, propylene glycol monomethyl ether (PGME), and Propylene glycol monomethyl ether acetate (PGMEA). In some other embodiment, the patterned mask layer 145 is removed by a chemical solution selected from oxidant based solution. In some embodiments, a cleaning process is performed to clean organic residue or other residues after the removal of the patterned mask layer 145. The cleaning material is capable of removing the organic residue. The cleaning material may include solvent, surfactant or polymer ingredient.

In some embodiments, an annealing (referred to as diffusion annealing hereinafter) process can be performed after the patterned mask layer 145 is removed. The annealing process is to force the dopants in the first insulating structures 150 and the second insulating structures 155 to diffuse. The diffusion annealing includes commonly used rapid thermal anneal (RTA) and solid phase epitaxy re-growth anneal. As a result of the diffusion annealing, the first insulating structures 140 and the second insulating structures 145 have much uniform dopant distributions.

Reference is made to FIG. 1G. The first insulating structures 150 and the second insulating structures 155 are partially removed to expose portions of the first active semiconductor fins 112 and portions of the second active semiconductor fins 114. The exposed portions of the first active semiconductor fins 112 are referred as protrusion portions 113 of the first active semiconductor fins 112, which protrude (or extend) from the first insulating structures 150. The exposed portions of the second active semiconductor fins 114 are referred as protrusion portions 115 of the second active semiconductor fins 114, which protrude (or extend) from the second insulating structures 155.

In some embodiments, the first insulating structures 150 and the second insulating structures 155 are partially removed by using at least one etching process. The etching process can be a wet etching process, a dry etching process, or combinations thereof. The dry etching process can be a high selective etching process, plasma etching process, electron-cyclotron (ECR) plasma etching process, inductively coupled plasma (ICP) etching process, or other suitable etching process. The power of the dry etching process may be about 50 W to about 500 W, and the etching gas may include C₂F₆, CF₄, CHF₃, or C₃F₈ with a flow rate of about 20 standard cubic centimeters per minute (sccm) to about 150 sccm, O₂ with a flow rate of about 20 sccm to 60 sccm, and He with a flow rate of about 50 sccm to about 200 sccm. The pressure of the dry etching process is about 20 mTorr to about 200 mTorr. The temperature of the dry etching process is between room temperature to about 250° C. The frequency of the dry etching process is about 50 kHz to about 13.56 MHz. The operation time of the dry etching process is about 30 seconds to about 150 seconds. The solution of the wet etching process includes dilute hydrofluoric acid (HF), such as 5:1 HF, 10:1 HF, 25:1 HF, or HF with other suitable ratio. The temperature of the wet etching process is at room temperature. The operation time of the wet etching process is about 5 seconds to about 50 seconds.

Since the first insulating structure 150 and the second insulating structure 155 include different dopants, the etching rates of the first insulating structures 150 and the second insulating structures 155 are different. Hence, the thickness T1 of the first insulating structure 150 is different from the thickness T2 of the second insulating structure 155. For example, in FIG. 1G, the etching rate of the first insulating structures 150 is higher than the etching rate of the second insulating structure 155. Hence, the thickness T1 of the first insulating structure 150 is less than the thickness T2 of the second insulating structure 155. In addition, the top surface 152 of the first insulating structure 150 and the top surface 157 of the second insulating structure 155 are non-coplanar. Furthermore, for the first insulating structure 150 and the second insulating structure 155 disposed adjacent to each other, the top surface 152 of the first insulating structure 150 is sloped at an interface I between the first insulating structure 150 and the second insulating structure 155. Also, the top surface 157 of the second insulating structure 155 is sloped at an interface I between the first insulating structure 150 and the second insulating structure 155.

Moreover, the protrusion portions 113 of the first active semiconductor fins 112 have heights H4 of about 20 nm to about 60 nm, and the protrusion portions 115 of the second active semiconductor fins 114 have heights H5 of about 20 nm to about 60 nm. The height H4 is different from the height H5. For example, the height H4 is greater than the height H5. The difference between the heights H4 and H5 is about 0.3 nm to about 6 nm, or about 0.3% to about 4% of heights H1 and/or H2 (see FIG. 1A). Furthermore, the top surface 113 t of the first active semiconductor fin 112 and the top surface 115 t of the second active semiconductor fin 114 are substantially coplanar.

FIG. 2A is an enlarged view of area A in FIG. 1G. In FIG. 2A, the first active semiconductor fins 112 (see FIG. 1G) include outer fins 112 a and inner fins 112 b disposed between the outer fins 112 a. The outer fins 112 a and the inner fins 112 b form a group G1. The outer fins 112 a are disposed at the edges of the group G1. At least one of the protrusion portions 113 a of the outer fins 112 a has a height H4 a of about 20 nm to about 60 nm. At least one of the protrusion portions 113 b of the inner fins 112 b has a height H4 b of about 20 nm to about 60 nm. The height H4 b is greater than the height H4 b. The height difference between the protrusion portion 113 b and 113 a (i.e., H4 b-H4 a) is about 1 nm to about 6 nm or about 7 nm to about 10 nm. In some embodiments, the heights H4 b of the protrusion portions 113 b of the inner fins 112 b are substantially the same.

In addition, the first insulating structures 150 (see FIG. 1G) include outer insulating structures 150 a and inner insulating structures 150 b disposed between the outer insulating structures 150 a. At least one of the inner insulating structures 150 b is disposed between adjacent two of the first active semiconductor fins (i.e., the outer fins 112 a and/or the inner fins 112 b). One of the outer fins 112 a is disposed between one of the outer insulating structures 150 a and one of the inner insulating structures 150 b. In some embodiments, an acute angle θ1 is formed between the top surface 152 of the first insulating structure (i.e., the outer insulating structure 150 a and/or the inner insulating structure 150 b in this case) and a sidewall 112 s of the first active semiconductor fin (i.e., the outer fin 112 a and/or the inner fin 112 b in this case). In some embodiments, the acute angle θ1 is about 35 degrees to about 55 degrees.

FIG. 2B is an enlarged view of area B in FIG. 1G. In FIG. 2B, the second active semiconductor fins 114 (see FIG. 1G) include outer fins 114 a and inner fins 114 b disposed between the outer fins 114 a. The outer fins 114 a and the inner fins 114 b form a group G2. The outer fins 114 a are disposed at the edges of the group G2. At least one of the protrusion portions 115 a of the outer fins 114 a has a height H5 a of about 20 nm to about 60 nm. At least one of the protrusion portions 115 b of the inner fins 114 b has a height H5 b of about 20 nm to about 60 nm. The height H5 b is greater than the height H5 b. The height difference between the protrusion portion 115 b and 115 a (i.e., H5 b-H5 a) is about 1 nm to about 6 nm or about 7 nm to about 10 nm. In some embodiments, the heights H5 b of the protrusion portions 115 b of the inner fins 114 b are substantially the same.

In addition, the second insulating structures 155 (see FIG. 1G) include outer insulating structures 155 a and inner insulating structures 155 b disposed between the outer insulating structures 155 a. At least one of the inner insulating structures 155 b is disposed between adjacent two of the second active semiconductor fins (i.e., the outer fins 114 a and/or the inner fins 114 b). One of the outer fins 114 a is disposed between one of the outer insulating structures 155 a and one of the inner insulating structures 155 b. In some embodiments, an acute angle θ2 is formed between the top surface 157 of the second insulating structure (i.e., the outer insulating structure 155 a and/or the inner insulating structure 155 b in this case) and a sidewall 114 s of the second active semiconductor fin (i.e., the outer fin 114 a and/or the inner fin 114 b in this case). In some embodiments, the acute angle θ2 is about 35 degrees to about 55 degrees.

Reference is made to FIGS. 2A and 2B. In some embodiments, the height H4 a of the protrusion portion 113 a of the outer fin 112 a is greater than the height H5 a of the protrusion portion 115 a of the outer fin 114 a. The height difference between the protrusion portion 113 a and 115 a (i.e., H4 a-H5 a) is about 1 nm to about 6 nm or about 7 nm to about 10 nm. In some embodiments, the height H4 b of the protrusion portion 113 b of the inner fin 112 b is greater than the height H5 b of the protrusion portion 115 b of the inner fin 114 b. The height difference between the protrusion portion 113 b and 115 b (i.e., H4 b-H5 b) is about 1 nm to about 6 nm or about 7 nm to about 10 nm.

Reference is made to FIG. 1H. Gate dielectrics 160 and 165 are formed to cover the top surface and sidewalls of the protrusion portions 113 of the first active semiconductor fins 112 and the protrusion portions 115 of the first active semiconductor fins 114, respectively. The gate dielectrics 160 and 165 may be formed by thermal oxidation, and hence may include thermal silicon oxide. Gate electrodes 170 and 175 are then formed on the gate dielectrics 160 and 165, respectively. In some embodiments, the gate electrode 170 covers more than one of the first active semiconductor fins 112 to form an n-type FinFET F1, and the gate electrode 175 covers more than one of the second active semiconductor fins 114 to form a p-type FinFET F2. In alternative embodiments, at least one of the first active semiconductor fins 112 and/or the second active semiconductor fins 114 may be used to form one FinFET.

FIG. 3 is a cross-sectional view of a semiconductor device in accordance with some embodiments of the present disclosure. The difference between the semiconductor devices of FIGS. 1G and 3 is the components of the substrate. In FIG. 3, the substrate 110 includes a first portion 106, a second portion 107, and a third portion 108. The second portion 107 is disposed on the first portion 106, and the third portion 108 is disposed on the second portion 107, such that the first portion 106, the second portion 107, and the third portion 108 are stacked to form the substrate 110. The first portion 106 and the second portion 107 have different material compositions, and the second portion 107 and the third portion 108 have different material compositions. In some embodiments, the first portion 106 and the third portion 108 of the substrate 110 are made of substantially the same material. For example, the first portion 106 and the third portion 108 of the substrate include silicon, such as bulk silicon, and the second portion 107 of the substrate 110 includes silicon, germanium, and oxide, such as SiGeO. Therefore, the first portion 106, the second portion 107, and the third portion 108 form Si/SiGeO/Si stacked layers. Although in FIG. 3, at least one trench T between adjacent semiconductor fins (i.e., the first active semiconductor fins 112, the second active semiconductor fins 114, and the dummy semiconductor fins 116) is formed in the third portion 108 of the substrate 110. That is, the bottom surface of the trench T is higher than the interface of the second portion 107 and the third portion 108 of the substrate 110. However, in some other embodiments, the trench T can expose the second portion 107 of the substrate 110, and the claimed scope is not limited in this respect. Other relevant structural details of the semiconductor device of FIG. 3 are similar to the semiconductor device of FIG. 1G, and, therefore, a description in this regard will not be repeated hereinafter.

According to the aforementioned embodiments, since the first insulating structure and the second insulating structure include different dopants, the etching rates of the first insulating structures and the second insulating structures are different. The height of the protrusion portion of the first active semiconductor fin is different from the height of the protrusion portion of the second active semiconductor fin. That is, with at least one etching process, active semiconductor fins with different heights can be formed. By differentiating fin heights in different device regions, the junction window is increased, which means that the fin heights of FinFETs in different device regions are no longer tied together. With the FinFETs in different device regions having different fin heights, it is easier to tune the performance of devices in different device regions.

According to some embodiments, a semiconductor device includes a substrate, a first insulating structure, a second insulating structure, at least one first active semiconductor fin, and at least one second active semiconductor fin. The first insulating structure and the second insulating structure are disposed on the substrate. The first active semiconductor fin is disposed on the substrate and has a protruding portion protruding from the first insulating structure. The second active semiconductor fin is disposed on the substrate and has a protruding portion protruding from the second insulating structure. The protruding portion of the first active semiconductor fin and the protruding portion of the second active semiconductor fin have different heights.

According to some embodiments, a semiconductor device includes a substrate, a first insulating structure, a second insulating structure, at least one first active semiconductor fin, and at least one second active semiconductor fin. The first insulating structure is disposed on the substrate and includes first dopants. The second insulating structure is disposed on the substrate and includes second dopants different from the first dopants of the first insulating structure. The first active semiconductor fin is disposed on the substrate and extends from the first insulating structure. The second active semiconductor fin is disposed on the substrate and extends from the second insulating structure.

According to some embodiments, a method for manufacturing a semiconductor device includes forming at least one first active semiconductor fin and at least one second active semiconductor fin on a substrate. The substrate has a first region and a second region. The first active semiconductor fin is disposed on the first region of the substrate, and the second active semiconductor fin is disposed on the second region of the substrate. A dielectric layer is formed on the first region and the second region of the substrate. A portion of the dielectric layer on the first portion of the substrate is doped with first dopants to form a first insulating structure. Another portion of the dielectric layer on the second portion of the substrate is doped with second dopants to form a second insulating structure. The second dopants are different from the first dopants. At least a portion of the first insulating structure and at least a portion of the second insulating structure are recessed to expose a portion of the first active semiconductor fin and a portion of the second active semiconductor fin.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. A semiconductor device comprising: a substrate; a first insulating structure and a second insulating structure disposed on the substrate; at least one first active semiconductor fin disposed on the substrate and having a protruding portion protruding from the first insulating structure; and at least one second active semiconductor fin disposed on the substrate and having a protruding portion protruding from the second insulating structure, wherein the protruding portion of the first active semiconductor fin and the protruding portion of the second active semiconductor fin have different heights.
 2. The semiconductor device of claim 1, wherein a top surface of the first active semiconductor fin and a top surface of the second active semiconductor fin are substantially coplanar.
 3. The semiconductor device of claim 1, wherein a plurality of the first active semiconductor fins form a group including a plurality of outer fins and at least one of inner fins disposed between the outer fins, and a height of the protruding portion of the inner fin is greater than a height of the protruding portion of one of the outer fins.
 4. The semiconductor device of claim 1, wherein an acute angle is formed between a top surface of the first insulating structure and a sidewall of the first active semiconductor fin.
 5. The semiconductor device of claim 1, further comprising: at least one dummy semiconductor fin disposed on the substrate and embedded in the first insulating structure.
 6. The semiconductor device of claim 1, wherein the first insulating structure is adjacent to the second insulating structure, and a top surface of the first insulating structure is sloped at an interface between the first insulating structure and the second insulating structure.
 7. The semiconductor device of claim 1, the substrate is made of bulk silicon.
 8. The semiconductor device of claim 1, wherein the substrate comprises: a first portion; a second portion disposed on the first portion, wherein the first portion and the second portion have different material compositions; and a third portion disposed on the second portion, wherein the second portion and the third portion have different material compositions.
 9. The semiconductor device of claim 8, wherein the first portion and the third portion of the substrate are made of substantially the same material.
 10. A semiconductor device comprising: a substrate; a first insulating structure disposed on the substrate and comprising first dopants; a second insulating structure disposed on the substrate and comprising second dopants different from the first dopants of the first insulating structure; at least one first active semiconductor fin disposed on the substrate and extending from the first insulating structure; and at least one second active semiconductor fin disposed on the substrate and extending from the second insulating structure.
 11. The semiconductor device of claim 10, wherein the first dopants of the first insulating structure and the second dopants of the second insulating structure are of different types.
 12. The semiconductor device of claim 10, wherein the first insulating structure has a first thickness, and the second insulating structure has a second thickness different from the first thickness.
 13. The semiconductor device of claim 10, wherein a top surface of the first insulating structure and a top surface of the second insulating structure are non-coplanar.
 14. A method for manufacturing a semiconductor device comprising: forming at least one first active semiconductor fin and at least one second active semiconductor fin on a substrate, wherein the substrate has a first region and a second region, the first active semiconductor fin is disposed on the first region of the substrate, and the second active semiconductor fin is disposed on the second region of the substrate; forming a dielectric layer on the first region and the second region of the substrate; doping a portion of the dielectric layer on the first region of the substrate with first dopants to form a first insulating structure; doping another portion of the dielectric layer on the second region of the substrate with second dopants to form a second insulating structure, wherein the second dopants are different from the first dopants; and recessing at least a portion of the first insulating structure and at least a portion of the second insulating structure to expose a portion of the first active semiconductor fin and a portion of the second active semiconductor fin.
 15. The method of claim 14, wherein the first dopants comprises boron (B), indium (In), aluminum (Al), gallium (Ga), IIIA group elements, or combinations thereof.
 16. The method of claim 14, wherein the second dopants comprises nitrogen (N), phosphor (P), arsenic (As), antimony (Sb), VA group elements, or combinations thereof.
 17. The method of claim 14, further comprising: annealing the first insulating structure and the second insulating structure.
 18. The method of claim 14, further comprising: forming a protection layer on the dielectric layer.
 19. The method of claim 14, wherein the substrate is made of silicon.
 20. The method of claim 14, wherein the substrate comprises Si/SiGeO/Si stacked layers. 